Ultra-low jitter clock distributor with PLL and novel multiple output capability

Linear Technology has unveiled the LTC6950, a new low phase noise integer-N synthesizer core with an ultra-low jitter clock distribution output section. The LTC6950 is ideal for generating and distributing the low jitter signals essential to clocking data converters with a high signal-to-noise ratio (SNR). Maintaining low jitter on the data converter clock is fundamental to achieving outstanding SNR levels when digitizing or synthesizing high analog frequencies. For example, modern electronic systems demand direct digitization of RF and high IF signals using an ADC. With 18fsRMS jitter (over the 12kHz to 20MHz bandwidth), the LTC6950 guarantees the best performance out of such a system. The LTC6950 incorporates proprietary EZSync output synchronization, a simple, effective method to edge-synchronize multiple outputs from either one chip or multiple chips. EZSync synchronization aligns the rising edges by simply asserting a common CMOS input with loose timing requirements. EZSync synchronization can also be used to produce repeatable and deterministic phase relationships between the clock divider outputs of devices that have this feature enabled. The phase-locked loop (PLL) inside the LTC6950 shines with a normalized in-band phase noise floor, or figure-of-merit, of -226dBc/Hz and exceptionally low -274dBc/Hz normalized 1/f phase noise which stays intact going through the clock distribution section. These specifications ensure designers take full advantage of the good phase noise performance of the external oscillator that is being locked by the LTC6950 and deliver the best jitter performance in this class of parts. To simplify the design process of the LTC6950, Linear Technology offers the ClockWizard free simulation and design tool. The ClockWizard GUI helps find loop filter component values with a click of a button, and accurately predicts the individual output’s phase noise and jitter, helping the designer make the correct choices during the design and debug phases. The LTC6950 is specified over the full operating junction temperature range from -40C to 105C. It is available in a 5mm x 9mm, 48-lead plastic QFN package. Stock product, samples and demo boards are available, says the company.